



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/675,396	09/30/2003	Ajay Kwatra	16356.823 (DC-05254)	6485
27683 7590 01/29/2008 HAYNES AND BOONE, LLP 901 Main Street Suite 3100 Dallas, TX 75202			EXAMINER DALEY, CHRISTOPHER ANTHONY	
			ART UNIT 2111	PAPER NUMBER
			MAIL DATE 01/29/2008	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/675,396

Applicant(s)

KWATRA, AJAY

Examiner

Christopher A. Daley

Art Unit

2111

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 30 November 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,4,6-11,14 and 16-22 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,4,6-11,14,16-22 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

DETAILED ACTION

1. Claims 1, 4, 6-11, 14, 16-22 are pending.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 1, 11, and 21 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. Claim language requires both power sources from the power adapter and from the computer via the power line of the Newcard device that is not supported in the disclosure.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1, 4, 6-11, 14, 16-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sleeman (US20040260843) in view of Saunders (Newcard Exposed), and in further view of Odaohhara et al (US7206944) hereinafter Odaohhara.

Art Unit: 2111

6. As to claim 1, Sleeman discloses a Newcard device to electrically couple a first and second subsystem of a computer, the computer being partitioned into the first and second subsystems based on at least one predefined criteria, the Newcard device comprising:

a first port electrically coupled to the first subsystem by a first connector (Figure 2 illustrates a first port 68 comprising a first connector, page 4, paragraph 0033);

a second port electrically coupled to the second subsystem by a second connector, wherein the second port includes at least one high speed serial communications bus (Figure 2 illustrates a second port 26 comprising bus to electrically couple said port to the host bus port, page 3, paragraph 0028); and

a communication component electrically coupled to the first and second ports, wherein the communication component is operable to control signals transferred between the first and second connectors (Figure 2 illustrates a communication component, OFC that couples and controls said ports, page 3, paragraph 0028);

a user console (Figure 2 illustrates a system comprising a computer 4, comprising a monitor that serves as a console for said system, that monitors the power of said computer system via Newcard 23, comprising the card information structure (CIS), paragraph 0004);

Sleeman does not explicitly teach the second subsystem having a power control providing a status signal to the first subsystem via the Newcard device.

However, Saunders discloses the second subsystem having a power control providing a status signal to the first subsystem via the Newcard device (System

diagram on sheet 16 of Saunders illustrates a Power switch (slot A) that provides a status signal PEST# to the first slot. It would have been obvious to one of ordinary skill in the art at the time of the invention to use the NEWCARD of Saunders in the system of Sleeman to support both PCIE and USB bus protocols, sheets 16 and 17. The modification would have been obvious because one of ordinary skill in the art would want to use a computer system that conforms to the Newcard standard with both bus standards of PCIE and USB, sheets 16, and 17.

Sleeman as modified by Saunders does not explicitly disclose a power adapter connected to provide power to the second subsystem including the user console, whereby the power adapter is operable to receive an AC power input to be converted to various voltages as required by the user console, and the second subsystem deriving power from the computer via a powerline.

However, Odaohhara teaches a power adapter connected to provide power to the second subsystem including the user console, whereby the power adapter is operable to receive an AC power input to be converted to various voltages as required by the user console, and the second subsystem deriving power from the computer via a powerline. Odaohhara teaches in Figure 1 of a computer system that comprises a power supply circuit 50. Said device comprises an AC adapter 51, a battery system 52, and a DC/DC converter 55. Core chip 21 couples power to the computer system 10. Figure 2 illustrates a detailed system on how power is provided to the plurality of computer sub-systems. Controller 41 allows for derived power from battery 52 to be

supplied to the systems or AC adapter 51 to provide power to said systems. COL 5, lines 45 – 67, COL. 6, lines 53 – 67.

It would have been obvious to one of ordinary skill in the art at the time of the invention to use the power system of Odaohhara to power the system of Sleeman modified by Saunders as the multi-purpose nature of the computer requires the support of different I/O systems within the given device, COL. 2, lines 13 - 21. One of ordinary skill in the art would be motivated to use the power system of Severson to power the system of Sleeman modified by Saunders as the multi-purpose nature of the computer requires the support of different I/O systems within the given device, COL. 2, lines 13 – 21.

7. As to claims 4 and 14, Odaohhara discloses the device and method, wherein the first connector includes 28 pins (Figure 1 illustrates an interface that comprises an ASIC that supports PCI and other I/O devices that would comprise 28 pins, COL. 4, lines 60 – COL. 5. line 19).

8. As to claims 6 and 16, SAUNDERS discloses the device and method, wherein the first and second subsystems are coupled by two Newcard devices connected in parallel, wherein the two Newcard devices are substantially identical (in its starting concepts of a system, sheet 9 illustrates how two Newcards would occupy slots A and B of said system).

9. As to claims 7 and 17, Sleeman discloses the device and method, wherein the second subsystem is defined to include components operable to interact with a user (Figure 2 illustrates the connection of a PC and a modem, page 4, paragraph 0033).

10. As to claims 8 and 18, SAUNDERS discloses the device and method, wherein a first predefined criteria is heat generation and a second predefined criteria is noise generation (on its power management page, sheet 19, the need to manage power dissipation within the card is emphasized, as there are thermal constraints due to size of the NEWCARD. The Newcard thermal limit of 4W is illustrated. To ensure that this limit is properly realized, it is well known in the art of thermal and noise management that an advanced power management scheme would afford.

11. As to claim 11, Sleeman discloses a method for partitioning a computer into subsystems, the method comprising: preparing a first subsystem, wherein the first subsystem is defined to include certain selectable components of the computer having at least one common property (First subsystem comprises all I/O components connected to I/O port 38 of figure 2, page 3, paragraph 0028);

preparing a second subsystem, wherein the second subsystem is defined to include remaining components of the computer (second subsystem comprises components on host side of the computer as illustrated in Figure 2, page 3, paragraph 0028); and
a first port electrically coupled to the first subsystem by a first connector (Figure 2 illustrates a first port 68 comprising a first connector, page 4, paragraph 0033);

a second port electrically coupled to the second subsystem by a second connector, wherein the second port includes at least one high speed serial communications bus (Figure 2 illustrates a second port 26 comprising bus to electrically couple said port to the host bus port, page 3, paragraph 0028); and

a communication component electrically coupled to the first and second ports, wherein the communication component is operable to control signals transferred between the first and second connectors (Figure 2 illustrates a communication component, OFC that couples and controls said ports, page 3, paragraph 0028);

a user console (Figure 2 illustrates a system comprising a computer 4, comprising a monitor that serves as a console for said system, that monitors the power of said computer system via Newcard 23, comprising the card information structure (CIS), paragraph 0004);

Sleeman does not explicitly teach the second subsystem having a power control providing a status signal to the first subsystem via the Newcard device.

However, Saunders discloses the second subsystem having a power control providing a status signal to the first subsystem via the Newcard device (System diagram on sheet 16 of Saunders illustrates a Power switch (slot A) that provides a status signal PEST# to the first slot. It would have been obvious to one of ordinary skill in the art at the time of the invention to use the NEWCARD of Saunders in the system of Sleeman to support both PCIE and USB bus protocols, sheets 16 and 17. The modification would have been obvious because one of ordinary skill in the art would

want to use a computer system that conforms to the Newcard standard with both bus standards of PCIE and USB, sheets 16, and 17.

Sleeman as modified by Saunders does not explicitly disclose a power adapter connected to provide power to the second subsystem including the user console, whereby the power adapter is operable to receive an AC power input to be converted to various voltages as required by the user console, and the second subsystem deriving power from the computer via a powerline.

Odaohhara teaches a power adapter connected to provide power to the second subsystem including the user console, whereby the power adapter is operable to receive an AC power input to be converted to various voltages as required by the user console, and the second subsystem deriving power from the computer via a powerline. Odaohhara teaches in Figure 1 of a computer system that comprises a power supply circuit 50. Said device comprises an AC adapter 51, a battery system 52, and a DC/DC converter 55. Core chip 21 couples power to the computer system 10. Figure 2 illustrates a detailed system on how power is provided to the plurality of computer subsystems. Controller 41 allows for derived power from battery 52 to be supplied to the systems or AC adapter 51 to provide power to said systems. COL 5, lines 45 – 67, COL. 6, lines 53 – 67.

12. As to claim 21, Sleeman discloses an information handling system comprising: a first subsystem including a processor, and a memory coupled to the processor a second subsystem including at least one expansion card; (a first subsystem called the

Art Unit: 2111

host processor. It would have been inherent for said host processor to comprise a processor and a memory, as this is the definition of a host chip set); and

a Newcard device electrically coupled to the first and second subsystems, wherein the Newcard device includes: a first port electrically coupled to the first subsystem by a first connector (Figure 2, NEWCARD,23, page 1, paragraph 0003);

a second port electrically coupled to the second subsystem by a second connector, wherein the second port includes at least one high speed serial communications bus (Figure 2 illustrates a second port 26 comprising bus to electrically couple said port to the host bus port, page 3, paragraph 0028); and

a communication component electrically coupled to the first and second ports, wherein the communication component is operable to control signals transferred between the first and second connectors (Figure 2 illustrates a communication component, OFC that couples and controls said ports, page 3, paragraph 0028);

a user console (Figure 2 illustrates a system comprising a computer 4, comprising a monitor that serves as a console for said system, that monitors the power of said computer system via Newcard 23, comprising the card information structure (CIS), paragraph 0004);

Sleeman does not explicitly teach the second subsystem having a power control providing a status signal to the first subsystem via the Newcard device.

However, Saunders discloses the second subsystem having a power control providing a status signal to the first subsystem via the Newcard device (System diagram on sheet 16 of Saunders illustrates a Power switch (slot A) that provides a

status signal PEST# to the first slot. It would have been obvious to one of ordinary skill in the art at the time of the invention to use the NEWCARD of Saunders in the system of Sleeman to support both PCIE and USB bus protocols, sheets 16 and 17. The modification would have been obvious because one of ordinary skill in the art would want to use a computer system that conforms to the Newcard standard with both bus standards of PCIE and USB, sheets 16, and 17.

Sleeman as modified by Saunders does not explicitly disclose a power adapter connected to provide power to the second subsystem including the user console, whereby the power adapter is operable to receive an AC power input to be converted to various voltages as required by the user console, and the second subsystem deriving power from the computer via a powerline.

Odaohhara teaches a power adapter connected to provide power to the second subsystem including the user console, whereby the power adapter is operable to receive an AC power input to be converted to various voltages as required by the user console, and the second subsystem deriving power from the computer via a powerline. Odaohhara teaches in Figure 1 of a computer system that comprises a power supply circuit 50. Said device comprises an AC adapter 51, a battery system 52, and a DC/DC converter 55. Core chip 21 couples power to the computer system 10. Figure 2 illustrates a detailed system on how power is provided to the plurality of computer subsystems. Controller 41 allows for derived power from battery 52 to be supplied to the systems or AC adapter 51 to provide power to said systems. COL 5, lines 45 – 67, COL. 6, lines 53 – 67.

13. As to claim 22, SAUNDERS discloses the system, wherein the at least one expansion card is operable to receive data from the processor via the at least one high-speed serial communications bus (system diagram on sheet 15 illustrates a high speed communication bus SMBus).

Claim Rejections - 35 USC § 103

14. Claims 9 – 10, 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sleeman as applied to claim Saunders above, and further in view of Cheng et al (US6935130) hereinafter Cheng.

15. As to claims 9 and 19, Sleeman as modified by Saunders does not disclose the device and method, wherein the first subsystem is placed at a sufficient distance away from a user to substantially reduce effects of the heat generation and the noise generation.

However, Cheng teaches the device and method, wherein the first subsystem is placed at a sufficient distance away from a user to substantially reduce effects of the heat generation and the noise generation. Cheng teaches of placing a CPU fan strategically, which would include noise and heat consideration, near the vent holes to monitor the temperature of the CPU to drive the CPU and auxiliary fans in cooling the computer system, COL. 3, lines 12 – 42. It would have been obvious to one of ordinary skill in the art at the time of the invention to use the cooling system of Cheng to manage the heat dissipation of Sleeman/Saunders as power dissipation of the cooling system can be

finely controlled, COL. 2, lines 35 – 47. One of ordinary skill in the art would have been motivated to see the cooling system of Cheng to manage the heat dissipation of Sleeman/Saunders as power dissipation of the cooling system can be finely controlled, COL. 2, lines 35 – 47.

16. As to claims 10 and 20, Cheng discloses the device and method, wherein the first subsystem includes a processor and a fan assembly included in the computer, wherein an operation of the processor and the fan assembly causes the heat generation and the noise generation (Figure 2 illustrates said elements with a cooling mechanism, resulting in noise and heat generation, COL. 3, lines 20 - 40).

Response to Arguments

17. Applicant's arguments with respect to claims 1, 11, and 21 have been considered but are moot in view of the new ground(s) of rejection.

With regards to the applicant's argument that prior art does not disclose a power adapter connected to provide power to the second subsystem including the user console, whereby the power adapter is operable to receive an AC power input to be converted to various voltages as required by the user console, and the second subsystem deriving power from the computer via a powerline.

However, Odaohara teaches a power adapter connected to provide power to the second subsystem including the user console, whereby the power adapter is operable to receive an AC power input to be converted to various voltages as required

Art Unit: 2111

by the user console, and the second subsystem deriving power from the computer via a powerline. Odaohhara teaches in Figure 1 of a computer system that comprises a power supply circuit 50. Said device comprises an AC adapter 51, a battery system 52, and a DC/DC converter 55. Core chip 21 couples power to the computer system 10. Figure 2 illustrates a detailed system on how power is provided to the plurality of computer sub-systems. Controller 41 allows for derived power from battery 52 to be supplied to the systems or AC adapter 51 to provide power to said systems. COL 5, lines 45 – 67, COL. 6, lines 53 – 67. Thus applicant's argument is not considered persuasive towards patentability.

Conclusion

18. Accordingly, **THIS ACTION IS non-final**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).



A shortened statutory period for reply to this non-final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this non-final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christopher A. Daley whose telephone number is 571 272 3625. The examiner can normally be reached on 9 am. - 4p m.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571 272 3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Christopher Daley
Examiner
Technology Center 2100
1/23/08



MARK H. RINEHART
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100